INTRODUCTION
The critical feature size of the elementary devices (physical gate length of the transistors) will drop from 25nm in 2007 (65nm technology node) to 4.5nm in 2022 (11nm technology node). In the sub-10nm range, Beyond-CMOS devices will certainly play an important role and could be integrated on CMOS platforms in order to pursue integration down to nm structures. Si will remain the main semiconductor material in a foreseeable future, but the needed performance improvements for the end of the ITRS Roadmap [1, 2] will lead to a substantial enlargement of the number of materials, technologies and device architectures.
Silicon On Insulator-based devices seem to be the best candidates for the ultimate integration of Integrated Circuits on silicon [3, 4] . An overview of the main advantages of SOI for the Nanoelectronics of the next two or three decades is presented in this paper. Nanoscale CMOS, emerging and beyond-CMOS nanodevices, based on innovative concepts, technologies and device architectures, are addressed. The flexibility of the SOI structure and the possibility to realize new architectures allow to obtain optimum electrical properties for both low power and high performance circuits. These transistors are also very interesting for high frequency and memory applications. The performance and physical mechanisms are investigated in single-and multi-gate/multi-channel thin film MOSFETs. A comparison between the performance of Si, Ge and III-V semiconductors on insulator is given. The impact of tensile or compressive strains in the channel down to ultra thin films and ultra short gates, of high k materials and metal gates as well as metallic Schottky source-drain architectures is discussed. The interest of advanced emerging and beyond-CMOS nanodevices on SOI for long term applications, based on nanowires or small slope switch structures are also presented.
MORE MOORE a. New Channel Materials for Ultimate CMOS
As simple scaling of silicon CMOS becomes increasingly complex and expensive there is considerable interest in increasing performance by using strained channels, which reduces the valley degeneracy and lowers the carrier effective mass, thus improving carrier mobility and drive current in a device. The combination of the advantages of SOI structures for improving the electrostatic control and of strained semiconductors is very promising. An original method for strained silicon on insulator (sSOI) is based on thin SiGe buffer layers relaxed by the following technique. In the process, a 200 nm thick pseudomorphic SiGe layer grown on a Si wafer and capped with a few nanometers pure Si layer is implanted with He + ions below the SiGe/Si substrate interface. During postimplantation annealing, diffusive implanted He + ions form overpressurized He bubbles which punch out dislocations loops.
Under the influence of the strain field, these dislocation loops move up to the interface forming misfit dislocations that lead to strain relaxation of the SiGe layer. If the Si cap layer thickness lies below a critical thickness (< 8 nm), an induced strain is transferred immediately during the relaxation of the SiGe layer. Finally, the thickness of the strained Si cap can be increased by a further epitaxial growth step. In the next 978-1-4244-4413-7/09/$25.00 © 2009 IEEE fabrication step, the wafer is cleaved with hydrogen implantation according to the SmartCut® process and the stack layer is bonded to an oxidized handle wafer. After a final etch back step, the strained Si layer remains directly on the SiO 2 . Low threading dislocation densities have been obtained with this method. Split-CV (capacitance-voltage) mobility measurements demonstrate the enhanced performance of the fabricated sSOI, with electron mobility values as high as 1200 cm 2 /Vs [5] . Using 50nm sSOI with 1GPa biaxial tensile stress as starting material, uniaxial tensile strain can be obtained by lateral strain relaxation of patterned structures (Fig. 1a,b) . Fig. 1c shows the transfer characteristics of a strained and an unstrained Nanowire-nFET. The NWs have a square cross-section of 40 × 40nm 2 and a length of 3μm. The subthreshold slope of both devices is between 70−80mV/dec. Both devices have a very low off-current and a high Ion/Ioff ratio. The on-current of the uniaxially strained device is enhanced on the average by a factor of 2.5 due to uniaxial tensile strain, while strain does not deteriorate the low off-current. The inset of Fig.  2c shows a plot of Id/gm 1/2 against Vg for a strained and unstrained device measured at a source drain voltage of 50mV. The slope of the linear part of the curves is related to the carrier mobility. The mobility enhancement due to uniaxial tensile strain is found to be x = 2.3. For maximum performance enhancement due to lateral strain relaxation sSOI devices must have a large length to width ratio [6] . -plot for the devices. The slope of the linear region is related to carrier mobility [6] .
Strain engineering is also useful for mobility enhancement for Si film thickness in the sub10nm range [7] , which will be needed for nanoMOSFETs. A similar enhancement of electron mobility in 3.5nm SOI devices under biaxial and uniaxial tensile strain has been obtained. The electron mobility is also enhanced in 2.3nm Si layer under uniaxial tensile strain (Fig. 2) , and the hole mobility increases in 2.5nm film under uniaxial compressive strain. 3-nm ultra-thin-body MOSFET under <110> uniaxial strain [7] .
The impact of the strain for ultra-short and ultra-thin FDSOI is shown in Fig. 3 . A 40% gain of the driving current at given Ioff and 18nm Lg is obtained for various t si. The mobility increases down to ultra-thin film and up to high N inv and a similar ballisticity is shown for SOI and sSOI. The improvement of the injection velocity (about 35%) in sSOI nMOS, which is demonstrated down to 2.5nm, explains the substantial Ion increase exemplified in Fig. 3 [8] . 
b. Metallic Schottky Source/Drain MOSFETs
As CMOS technology is entering the decananometre era, the contact resistance associated with the silicide/silicon interface is identified as one of the biggest challenges to solve in order to preserve current drive capabilities. In that context, source/drain engineering takes an increasing importance in the development of leading edge CMOS generations because of the increasing impact of S/D series resistances on transistor performance. In order to further pursue down-scaling of MOSFETs in the sub-32 nm gate length range, novel devices that hierarchically combine alternative materials as well new architecture concepts such as multigated channel have been proposed. Considering that the aforementioned innovations are expected to contribute to a higher current drive at shallower junction depth and reduced silicide thickness, extremely severe constraints are placed on the junction and contact technologies.
In order to address this challenge, one alternative is to implement metallic S/D combined to a dopant segregation (DS) strategy at reduced thermal budget. The expected benefit is to considerably reduce the specific contact resistance of the metal/semiconductor junction while keeping activated dopants sharply localized at the interface. The efficiency of dopant segregated Schottky contacts has been demonstratd [9] [10] . The implementation of dopant segregated contact is illustrated here by considering the following three distinctive features: i) implant-to-silicide (ITS), ii) bandedge low Schottky barrier (SB) to holes (PtSi) and iii) thermal budget limited to 500°C. It has been shown that the ITS scheme coupled to BF 2 + provides a sub-100 meV barrier consistently with the boron pile-up observed at the PtSi/Si interface. A new state-of-the-art current drive performance has been established for SBMOSFETs at 25 nm gate length: I on of 530 µA/µm at V g =V d =-1.1V. Fig.4 demonstrates that metallic S/D competes with best unstrained channel SOI p-FET technologies. A record RF performance for a 30-nm p-type unstrained thinfilm fully depleted SOI SB MOSFET has been demonstrated with a f T of 180 GHz [9] . The effect of strained semiconductor had also been studied: carrier injection from a metallic junction should benefit from band splitting and from the corresponding Schottky barrier height reduction. 
c. High-k Materials
In the search for new insulator materials for the 22 nm CMOS node and beyond, the dielectric constant itself is not sufficient as a physical quantity to fulfil for technical device specification. The ultimate device property in this context is the gate leakage current for a given equivalent oxide thickness needed to achieve a high enough capacitive coupling between transistor gate and channel. For a perfectly amorphous or monocrystalline insulator material, this quantity is limited by tunnelling. Thus, the combination of dielectric constant, k, and the energy barrier height governed by the offset, ΔE, between the energy bands of the insulator and silicon is crucial from this viewpoint. For electron leakage, the relation between these two quantities can roughly be described as hyperbolic such that ΔE x k = C E , where C E is a constant, determined by the leakage and gate coupling properties required for a certain technology node [11] . For the "low standby power" (LSTP) 22nm bulk CMOS node, C E ≈ 70 eV, while the corresponding requirement for thin double gate SOI technology can be set to C E ≈ 30 eV. These relations are summarized in Fig. 5 .
As future 22 nm and 16 nm node transistors probably will be produced in SOI technology, the lower C E value mentioned above offers a large number of possibilities for gate dielectrics as seen in Fig. 5 . This means that tunneling probably will not be the limiting factor. Instead the material choice will be governed by other properties like thermal stability and charge carrier traps. The upper shadowed area is a border for the 22 nm LSTP bulk CMOS node. The lower shadowed area represents the corresponding border for FD DG SOI technology [11] .
d. Multi-Gate Devices
Multi-gate MOSFETs realized on thin films are the most promising devices for the ultimate integration of MOS structures due to the volume inversion or volume accumulation in the conductive layer (for enhancement-and depletion-type devices, respectively), leading to an increase of the number and the mobility of electrons and holes as well as driving current (additional gain in performance in a loaded environment), optimum subthreshold swing and the best control of short channel effects and offstate current, which is the main challenge for future nanodevices due to the power consumption crisis and the need to develop green/sustainable ICs [12] . Fig. 6 .shows a comparison of short channel effect for bulk, single gate SOI, single gate SON with thin buried oxide and double gate MOSFETs. For sub-30nm gate length integration, the advantages of SOI structures, thin film and BOX as well as multi-gate architectures are clearly demonstrated [13] . The on-current Ion of the MOSFET is limited to a maximum value I BL that is reached in the ballistic transport regime. Fig. 7 reports the selfconsistent Monte Carlo simulation of the ballistic ratio BR=Ion/I BL versus Drain-Induced-BarrierLowering, which is one of the main short channel effects, showing that one can increase the BR by scaling the gate length, thus increasing the longitudinal field at the source, but this comes at the cost of a larger DIBL.
For a given DIBL, an increased ballisticity is obtained for low doping double gate SOI devices [14] . The best performance (drain current, subthreshold swing) is outlined for the 4-gates (QG-Quadruple Gate or GAA-Gate All Around) structure [15, 16] (Fig. 8a) .
However, Fig. 8b also demonstrates that the propagation delay in triple gate (TG) and quadruple gate MOSFETs are degraded due to a strong rise of the gate capacitance.
A properly designed double-gate (DG) structure appears to be the best compromise at given off-sate current Ioff [16] .
In decananometer MOSFETs, gate underlap is also a promising solution in order to reduce the DIBL effect. Fig. 9 presents the variations of the driving current Ion, the subthreshold current Isub and the gate direct tunneling current Igdt versus gate underlap [17] . The on-current is almost not affected by the gate underlap whereas the leakage currents are substantially reduced due to a decrease in DIBL and drain to gate tunneling current.
A reduction of the effective gate capacitance Cg for larger underlap values at iso Ion has also been shown. This reduction of Cg leads to a decrease in the propagation delay and power. Another important issue deals with the comparison of channel materials. Fig. 10 is a plot of the driving current as a function of gate length for Si, strain Si, Ge and GaAs n-channel doublegate MOSFETs, for a given Ioff according to ITRS for the next 3 generations of HP ICs.
The four materials are chosen in their optimized orientation and short channel effects and access resistance are included.
When neglecting source to drain tunneling, Ge and GaAs devices lead to the best Id for sub10nm gate length.
However, when source-drain tunneling is included, only 2G strain Si MOSFETs satisfy the need of ITRS in the sub-decananometre range [18] . I Fig. 10 . Driving current of n-channels 2G MOSFETs obtained by simulations as a function of channel materials (Si, strain Si, Ge, GaAs) and source-drain tunneling, taking into account short channel effects and band-to-band tunneling [18] In order to reach very high performance at the end of the roadmap, multi-bridge-channel MOSFETs (MBCFET) or multi-channel MOSFETs (MCFETs) present very high driving current larger than those of GAA devices and exceeding the ITRS requirements (Fig. 11 ) [19, 20] . Fig. 11 . Multi-channels realized using SON technology leading to very high drain currents with a very good control of leakage currents [20] .
e. Variability
SOI devices can also be interesting for reducing the variability in decananometre MOSFETs, which also represents a major challenge at the end of the roadmap. Sources responsible for local and inter-die threshold voltage (Vt) variability in undoped ultra-thin FDSOI MOSFETs with a high-k/metal gate stack have been experimentally discriminated. Charges in the gate dielectric and/or TiN gate workfunction fluctuations are determined as major contributors to the local Vt variability and it is found that SOI thickness variations have a negligible impact down to t Si =7nm. Moreover, t Si scaling is shown to limit both local and inter-die Vt variability induced by gate length fluctuations. The highest matching performance ever reported for 25nm gate length MOSFETs has been achieved (Pelgrom coefficient Avt=0.95mV.µm), demonstrating the effectiveness of the undoped ultra-thin FDSOI architecture in terms of Vt variability control [21] .
High immunity in Vt variability due to the possible use of undoped ultra-thin SOI has also been demonstrated in multi-gate SOI devices, which are also more tolerant to line edge roughness induced variability [22] .
EMERGING AND BEYOND-CMOS NANODEVICES
The objectives in this domain are to explore the horizon beyond conventional CMOS, or beyond Moore, in order to overcome possible downscaling or performance limits of CMOS in the next two decades. In this field, SOI structures can also be considered as a platform for pursuing the integration in the nanoworld.
a. Nanowires
It has been shown previously that multi-gate architectures based on the concept of volume inversion are very promising in order to overcome the number of challenges for CMOS integration (short channel effects, driving current, etc.) down to at least decananometre gate length devices [12] . Gate-All-Around semiconductor nanowires can be seen as the ultimate integration of these innovative nanodevices and present very interesting properties down to the sub-10nm range.
The combination of strain effects with these 1D structures can lead to very high performance ICs for the end of the roadmap. Top-down bended gate-all-around nanowires have been fabricated in order to improve carrier mobility and driving current [23] . A bending induced by thermal oxidation in suspended nanowires has been demonstrated. A maximum tensile strain is obtained in the middle of the wire. Tensile stresses from 200Mpa to 2Gpa can build-up in these suspended nanowires. The substantial enhancement of electron mobility in these structures has been demonstrated. 3D integration of Nanowires is a promising solution to boost the driving current and keep a very low off-state current. Using SON process, three stacked GAA sub-15nm nanowires (Fig.  12) , with 100nm length and 1.8nm EOT (high k/metal gate stack) has shown extremely high driving current and very low leakage currents (Ion/Ioff : 6.5mA/µm-27nA/µm for nMOSIon/Ioff : 3.3mA/µm-0.5nA/µm for pMOS). A new optional independent gate nanowire with a FinFET-like structure named ΦFET has also been recently reported, leading to new design flexibility (Fig. 12) . These 3D structures can be extended to a combined vertical and lateral integration for logic, memories and NEMS applications (Fig. 12) . The 3D-NWFET and ΦFET, compared to a co-processed FinFET, relaxes the channel width requirement for a targeted DIBL and improves transport properties (Fig. 13) . ΦFET also exhibits significant performance boosts compared to IndependentGate FinFET (IG-FinFET): a 2-decade smaller Ioff current and a lower subthreshold slope (82mV/dec. instead of 95mV/dec.). This highlights the better scalability of 3D-NWFET and ΦFET compared to FinFET and IG-FinFET [24, 25] . 
b. Small Slope Switches
Even though the aggressive scaling will continue to play an important role in the future nanoelectronics, new technology drivers, such as ultra-low power and new functionality will open alternative ways for future high performance systems.
One interesting class of Beyond-CMOS devices are the small slope switches. A small slope electronic switch is defined as a solid-state semiconductor device showing a value of the subthreshold slope smaller than the 60mV/decade limit for a conventional MOSFET, set by the Boltzmann distribution at room temperature. The smaller the value of S, the more abrupt the transition from the off-to the on-state and closer the switch to the ideal case. Benefits of small slope switches are the ultra-low standby power due to a very low I off but also the highspeed potential and dynamic power savings, since less power is drawn per transition when the subthreshold slope is more abrupt. Development of small slope switches requires exploration of new physical principles for very abrupt off-on transition, such as: (i) impact ionization, (ii) band-to-band tunneling, (iii) electro-mechanical instability, or iv) ferroelectric gate. It is worth noting that all these small slope device architectures can be implemented as extensions of advanced silicon CMOS or by hybridization of silicon CMOS with other compatible technologies (SiGe, nanowire, CNT, nanoelectro-mechanical structure).
The Tunnel FET [26] [27] [28] is a gated p-i-n diode with a gate over the intrinsic region; it exploits the gate controlled electron tunneling from the valence band of the p-region to the conduction band of the i-region for reversed biases, resulting in very abrupt off-on transition. They have been reported on Si, III-V and CNT alternatives. Multi-gates TFETs have recently shown to present very interesting performance. Double-gate high-k Tunnel-FETs can be scaled to shorter lengths before important characteristics such as transconductance, Ion/Ioff, and subthreshold swing are degraded (Fig. 14) . Optimized silicon body of 7-8 nm (for Lg=50nm) in DG tunnel FET with high-k dielectrics leads to improved characteristics with higher Ion (Ion/Ioff # 10
11
) and smaller subthreshold swing (average: 57mV/dec-minimum point swing: 11mV/dec) [28] . Double gate TFET with strained-Ge heterostructure channel has recently shown record high drive currents (Ion~300µA/µm) and good swing~50mV/dec, due to small bandgap and tunnel resistance of s-Ge and DG electrostatics. Fig. 15 .Symmetric s-Ge DG TFET structure (A) exhibits ambipolar characteristics (see Fig. 16 ). In order to achieve high ON and low OFF currents, asymmetry can be introduced into the TFET by (B) using an under-lapped drain, or (C) using a lower doping on the drain side, or (D) using a lateral heterostructure of large bandgap material (like Si) to reduce the tunneling currents from the drain during OFF-state [29] . Fig. 16 shows the corresponding experimental Id-Vg characteristic. Using a TFET simulator, the scalability of (A) symmetric and three asymmetric DG TFET configurations (Fig. 15) , (B) Underlap drain, (C) Low drain-doping and (D) Lateral heterostructure has been studied with their ability to solve the ambipolar problem and achieve high ON and low OFF currents. Increasing the drain underlap and lowering the drain doping can kill the ambipolar behavior. These approaches are not fundamentally different and both lower leakage due to a long depletion width and low E-field on the drain side. Unfortunately, both these TFET structures need a very long non-scaling Drain of >30nm to achieve a S<60mV/dec. This puts a severe restriction on device scalability. The ambipolar problem can also be solved using a lateral heterostructure of a large Eg material (like Si) at the drain side (Fig.  15) to reduce the tunneling. Fig. 16 shows that a Source-Side heterostructure can effectively solve the ambipolar problem. The lateral heterostructure is the most scalable approach to solving the ambipolar problem [29] . Fig. 16 . (a) Experimental DG TFET with strained-Ge heterostructure channel shows record high drive currents (Ion~300µA/µm) and good swing~50mV/dec ; (b) The effect of the location of the s-Ge/Si interface on the leakage of the lateral heterostructure TFET is shown. Simulations show that a Source-Side heterostructure (interface between s-Ge and Si is at the source-side) is needed to achieve a S<60mV/dec [29] .
A novel transistor design, based on a FinFET architecture, which utilizes positive feedback to achieve steep switching behavior has also been proposed (Fig. 17) . The feedback (FB) FET exhibits very low subthreshold swing (~2 mV/dec) and high Ion/Ioff ratio (~10 8 ) to allow for significant reductions in gate voltage swing (to below 0.5V). It is a new candidate to replace the MOSFET for future low power electronic devices and can operate as a n-or p-channel device. Steep switching behavior is achieved by dynamically reducing Vt as the transistor is turned on, via barrier-height modulation by carrier accumulation in the drain-and sourceoffset regions inducing a positive feedback and an abrupt switch into the on-state (Fig. 18) [30] . 
CONCLUSION
Silicon On Insulator-based devices seem to be the best candidates for the ultimate integration of Integrated Circuits on silicon down to nm structures. An overview of the performance of nanoscale CMOS, emerging and beyond-CMOS nanodevices, based on innovative concepts, technologies and device architectures, has been addressed. The flexibility of the SOI structure and the possibility to realize new architectures allow to obtain optimum electrical properties for both very low power and high performance circuits. SOI platforms will thus enable to overcome the number of technological and physical challenges we are facing for ultimate CMOS and post-CMOS nanodevices in order to speed up technological innovation for the Nanoelectronics of the next 3 decades.
